Notice of Allowability	Application No.	Applicant(s)	
	10/619,601	MIZUNO ET AL.	
	Examiner	Art Unit	
	Ernest F. Karlsen	2829	
The MAILING DATE of this communication appears on the cover sheet with the correspondence address All claims being allowable, PROSECUTION ON THE MERITS IS (OR REMAINS) CLOSED in this application. If not included herewith (or previously mailed), a Notice of Allowance (PTOL-85) or other appropriate communication will be mailed in due course. THIS NOTICE OF ALLOWABILITY IS NOT A GRANT OF PATENT RIGHTS. This application is subject to withdrawal from issue at the initiative of the Office or upon petition by the applicant. See 37 CFR 1.313 and MPEP 1308.			
1. This communication is responsive to the filing of July 16, 2	<u>003</u> .		
2. ⊠ The allowed claim(s) is/are <u>1-14</u> .			
3. ⊠ The drawings filed on <u>16 July 2003</u> are accepted by the Examiner.			
 4. Acknowledgment is made of a claim for foreign priority ur a) All b) Some* c) None of the: 1. Certified copies of the priority documents have 2. Certified copies of the priority documents have 3. Copies of the certified copies of the priority documents have International Bureau (PCT Rule 17.2(a)). * Certified copies not received: 	been received. been received in Application	on No. <u>09/390,962</u> .	tion from the
Applicant has THREE MONTHS FROM THE "MAILING DATE" noted below. Failure to timely comply will result in ABANDONN THIS THREE-MONTH PERIOD IS NOT EXTENDABLE.		e a reply complying with the rec	quirements
5. A SUBSTITUTE OATH OR DECLARATION must be submitted. Note the attached EXAMINER'S AMENDMENT or NOTICE OF INFORMAL PATENT APPLICATION (PTO-152) which gives reason(s) why the oath or declaration is deficient.			
6. CORRECTED DRAWINGS (as "replacement sheets") mus (a) including changes required by the Notice of Draftspers 1) hereto or 2) to Paper No./Mail Date (b) including changes required by the attached Examiner's Paper No./Mail Date Identifying indicia such as the application number (see 37 CFR 1 each sheet. Replacement sheet(s) should be labeled as such in the	son's Patent Drawing Revie . s Amendment / Comment o .84(c)) should be written on t	r in the Office action of the drawings in the front (not the	back) of
 DEPOSIT OF and/or INFORMATION about the depo attached Examiner's comment regarding REQUIREMENT 	SIT OF BIOLOGICAL MAT FOR THE DEPOSIT OF BI	ERIAL must be submitted. N OLOGICAL MATERIAL.	Note the
 Attachment(s) 1. ☑ Notice of References Cited (PTO-892) 2. ☐ Notice of Draftperson's Patent Drawing Review (PTO-948) 3. ☑ Information Disclosure Statements (PTO-1449 or PTO/SB/O Paper No./Mail Date 0703, 0903 4. ☐ Examiner's Comment Regarding Requirement for Deposit of Biological Material 	6. ☐ Interview S Paper No 7. ☑ Examiner's 8. ☑ Examiner's 9. ☐ Other	onformal Patent Application (PTC) Summary (PTO-413), /Mail Date s Amendment/Comment s Statement of Reasons for Allo	ŕ

Examiner's Amendment

An examiner's amendment to the record appears below. Should the changes and/or additions be unacceptable to applicant, an amendment may be filed as provided by 37 CFR 1.312. To ensure consideration of such an amendment, it MUST be submitted no later than the payment of the issue fee.

Claim 1, line 4, "MOD" has been changed to -- MOS -- to correct a typographical error.

In the specification, line 2, before "which". -- now U.S. Patent No. 6,630,857, -- has been inserted.

Reasons for Allowance

No reference was found anticipating or a combination of references found making obvious a test method of a semiconductor integrated circuit device comprising providing a semiconductor IC device having a logic circuit with a normal operation supply voltage, applying substrate bias voltages to MOS transistors of the logic circuit to increase threshold voltages of the MOS transistors and measuring the power supply current while the MOS transistors of the logic circuit are in a stationary state and while a voltage lower than the normal operation supply voltage is applied as the supply voltage. No reference was found anticipating or a combination of references found making obvious a test method of a semiconductor integrated circuit device comprising providing a semiconductor IC device including a logic circuit wherein for normal operation the supply voltage of the logic circuit is a first voltage and for normal operation an absolute value of a threshold voltage of a MOS transistor of the logic circuit is a second voltage

Application/Control Number: 10/619,601 Page 3

Art Unit: 2829

and executing an IDDQ test of the semiconductor IC device while the supply voltage is set to be a third voltage lower than the first voltage and the absolute value of the threshold voltage is set to a fourth voltage higher than the second voltage.

Examiner's Comment

Claims 1-14 are allowed.

The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. Jennion et al and Palusa are cited to show prior art testing of integrated circuit devices wherein plural power supply voltages are applied during the test process.

Any inquiry concerning this communication should be directed to Ernest F. Karlsen at telephone number 571-272-1961.

Ernest F. Karlsen

September 17, 2004

ERNEST KARLSEN
PRIMARY EXAMINER